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Abstract—In this paper, a complete characterization of the
linearity sweet-spot evolution in MESFET/HEMT devices is
presented. A global experimental extraction of the Ids(Vgs,Vds)
Taylor series coefficients is used to introduce the small-signal
behavior in the linear and saturated regions. The possibility of
taking advantage of these points in different applications is also
discussed. For the first time, a characterization of the influence
of both bias voltages on the device transition towards the large-
signal regime is presented. Finally, a technique for improving the
linearity-efficiency tradeoff in a class B/C power amplifier (PA)
is introduced.
I. INTRODUCTION
Mobile communication systems impose a strong linearity-
efficiency tradeoff to the PA stages. Thus, special interest
has appeared on accurately controlling the intermodulation
distortion (IMD) behavior of active devices, being reported
the existence of low IMD points (linearity sweet-spots) either
on small- [1], [2] or large-signal regimes [3], [4]. Most of
these works have been based on a dedicated device nonlinear
characterization through the experimental extraction of the
Ids(Vgs,Vds) derivatives, following procedures like the one
proposed by Pedro and Pe´rez in [5].
Although the causes that determine this kind of optimum
linearity performance in small- [1], [5], [6] and large-signal
regime have been discussed [4], none reference provides a
complete study of the IMD sweet-spot evolution with both
control voltages, VGS and VDS , when moving from small- to
large signal operation.
In this paper, a complete description of the IMD evolution
in FET devices is presented. A global experimental extraction
of the Ids(Vgs, Vds) Taylor-series coefficients for a typical
FET is used to completely describe the small-signal IMD
linearity sweet-spot behavior with the bias voltages. Then,
the possibility of taking advantage of the optimum linearity
points is discussed. Looking for extending the use of these
points in power applications, an accurate characterization of
the influence of both bias voltages on the device large-signal
operation is presented. Finally, a technique for improving the
linearity-efficiency tradeoff in a class B/C amplifier, to be used
as output stage of a power control topology, is introduced.
II. SMALL-SIGNAL OPERATION
In small-signal regime the main non-linearity of a FET
device, the drain current source, may be approximated by the
following two-dimensional Taylor series
Ids = IDS(VGS , VDS) + Gmvgs + Gdsvds + Gm2v
2
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where IDS(VGS ,VDS) is the DC component. The remaining
terms represent the dynamic component of the drain current,
ids, as a function of the dynamic gate-source, vgs and drain-
source vds voltages. In this Ids representation, the ids series
coefficients are related with the drain current derivatives as
follow
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In order to get a direct relation between the dynamic drain
current and the input signal (vi), a representation as a nonlinear
transfer characteristic (3) would be preferred rather than (1).
ids = G1vi + G2v
2
i + G3v
3
i + · · · (3)
Using the non-linear current source approach of the Volterra
series analysis, the coefficients Gp=1,2,3,.. can be computed
as functions of the drain current derivatives. For a common
source amplifier, these are given by
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∆ = 1 + GmRS + Gds (RL + RD + RS) (7)
where RL, RD , and RS are the load, drain, and source
resistances. The coefficients kgs and kds are the ratio between
the first order component of the control voltages, v
(1)
gs and v
(1)
ds ,
and the input signal vi from the linear equivalent circuit. The
other coefficients (k
(2)
gs , k
(2)
ds ) are computed from de second
order equivalent circuit as the relation between the second
order control voltage, v
(2)
gs and v
(2)
ds , and the squared input
(vi
2). In this way, the linear components of ids are proportional
to G1, while the second and third order non-linear ones depend
on G2 and G3 respectively.
Considering this model, for a two-tone input signal, vi =
Vi(cos(2πf1t) + cos(2πf2t)), the power of the in-band third
order intermodulation distortion products (IM3) is given by
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As it could be expected, the local minima of the in-band
IM3 distortion products are exactly at the zeros of G3. The
pairs (VGS , VDS) at which the minima appear are the so
called small-signal intermodulation distortion sweet-spot (SS-
IMDSS). As a practical approach the SS-IMDSS used to be
approximated to the Gm3 zeros [6]; although these points
are actually slightly shifted to the right from the SS-IMDSS
position, it is a good practice since the Gm3 zeros are at the
inflexion points of the transconductance, Gm, which is a more
familiar parameter for the designers.
To introduce the sweet-spot evolution, the drain current
derivatives of a HEMT transistor from NEC (NEC3210s01)
were extracted, following the procedure proposed in [5], and
used to compute the coefficients of the ids power series given
by (3).
In Fig. 1, the SS-IMDSS evolution for this transistor is
plotted. Two zones of low in-band intermodulation distortion
are perfectly defined. The First SS-IMDSS curve defines the
VGS pinch-off voltage, its position is approximately constant,
although it actually follows the widely known VDS pinch-off
modulation equation: Vp ≈ Vpo + γVDS .
The Second SS-IMDSS curve has a behavior that can be
perfectly divided in two zones, corresponding to the linear
and saturated operating conditions. In the linear region, it can
be roughly related with the VGD ≈ Vpo + γVDS curve, while
in saturation follows approximately a constant Vgs value.
Considering the sign of G3, the SS-IMDSS curves divide
the VGS-VDS plane in three zones. These zones, as will be
seen, determine where the large-signal sweet-spot appears.
A. Gain and efficiency performance
Along the First SS-IMDSS, the transconductance presents
low values and exhibits only a little variation. Due to these
characteristics, the First SS-IMDSS loses interest for develop-
ing highly-linear small-signal amplifier applications.
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Fig. 1. SS-IMDSS locus for a 50Ω load condition.
Following the VGD ≈ Vpo + γVDS Second SS-IMDSS
curve, the transconductance has a gradual variation associated
both to low DC power consumption and low bias voltage. At
higher VGS voltage values, where the drain current is high,
the DC power consumption is similar to that obtained for
the transistor working in the saturation region at the same
gain level. However, for those points where the gate voltage
is low enough, such that the power consumption is equal or
lower than that of the transistor working in saturation, a good
control range could be reached. These features make this zone
attractive for implementing a highly linear and low voltage
gain control strategy, as it was suggested by the authors in [7].
Along the constant VGS curve, the transconductance value
is relatively high and approximately constant. This makes this
zone useful for improving the linearity of class A small-
signal amplifiers, particularly for those based in MESFET
devices where the second zero appears at the flat region of
its transconductance versus gate voltage characteristic.
III. LARGE-SIGNAL OPERATION
Although the existence of large-signal intermodulation dis-
tortion sweet-spots (LS-IMDSS) had been reported for FET
devices many years ago [3], its behavior was not clearly
addressed. In a recent paper, Carvalho and Pedro [4] deter-
mined that one LS-IMDSS appears when the gate terminal
is biased below the VGS pinch-off voltage, corresponding
this region with the low current knee of the ids versus vi
transfer characteristic. The other LS-IMDSS appears when the
transistor is biased in the triode region, at the high current knee
of the transfer characteristic. Thus, two LS-IMDSS zones are
perfectly defined, which agreed with the region where G3 is
positive in the VDS versus VGS plane, see Fig. 1.
Even though the bias conditions that determine the appari-
tion of a LS-IMDSS have been established, none reference
about its evolution with both control voltages has been found.
Thus a characterization is necessary in order to use efficiently
these optimum linearity points.
Using the same HEMT device, the behavior of the first and
second IMDSS regions were characterized when increasing
the input power level out of the small-signal operation.
In Fig. 2, the sweet-spot loci are represented under a 50Ω
load condition for different VDS values. As can be easily
appreciated, two power level zones may be differentiated. For
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low power values, the sweet-spot positions stay at the values
defined in Fig. 1, corresponding to the operation in small-
signal regime. However, for higher input power values, when
the transistor gets into the large-signal regime, the influence of
the power level becomes strong. Thus, the Second SS-IMDSS
evolves towards higher VGS values, approaching the region of
gate conduction. Since the operation under this condition could
really affect the reliability of the device, this region seems to
lose interest for high power amplifier applications.
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Fig. 2. IMD sweet-spot evolution from small- to large signal regime.
On the other side, the First SS-IMDSS moves into the
operating conditions of the high efficiency amplifiers (classes
B and C), and will be studied in detail for a power device.
A. Device performance in the LS-IMDSS region
In Fig. 3, the trajectory of the first sweet-spot is plotted
together with the constant gain loci for a power MESFET from
Fujitsu (FLL177ME). The constant gain loci were measured
adjusting the gate voltage to fix 6dB gain at each input power
level, for a given VDS voltage.
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Fig. 3. IMDSS and 6dB constant gain loci for the FLL177ME.
From this figure, the following conclusions may be re-
marked:
1) For a given VGS value, the VDS voltage controls the
power level at which the LS-IMDSS appears and vice
versa.
2) For a fixed input power level, it is possible to control
the output power level adjusting the drain voltage. In
this case, an additional adjustment of VGS , along the
new VDS sweet-spot locus, must be done in order to
assure the high linearity performance.
3) For a given bias condition in the LS-IMDSS region, the
gain locus is intercepted at two different input powers.
This means that the LS-IMDSS are associated with a
gain expansion phenomenon.
4) Under input power level variation, the set of points
resulting from the interception between the LS-IMDSS
locus and the corresponding constant gain one, define
an optimum high linearity control path.
5) The LS-IMDSS appear in a region with associated low
DC current value (typical of the pinch-off condition),
which guarantee the drain efficiency.
IV. IMPROVING THE LINEARITY-EFFICIENCY TRADEOFF
IN POWER CONTROL APPLICATIONS
The conclusions of the last section suggested us the idea of
implementing a class B/C amplifier with improved linearity-
efficiency tradeoff to be used as the output stage of a power
control strategy, something interesting for modern wireless
communication standards.
This kind of envelope tracking amplifier [8] would be able
of adapting the bias voltages to the long-time RMS values
of the input signal envelope (the average input power level)
following the VGS intersection points between the LS-IMDSS
and gain loci at different VDS values. For this approach, the
previously characterized power MESFET was considered in
a 900MHz band amplifier design. This amplifier was tested
under a two-tone and an IS-95 QPSK input signal.
The nominal value of the output power would correspond
to the intersection point of the curves at the highest VDS
value (VDS = 12.0V, VGS = −3.50V, Pout = 24.83dBm
at a 6dB gain level, for the two tone case). In order to keep a
high efficiency when the average input power is reduced, the
drain-to-source voltage is diminished up to the value where
a VGS optimum point could be assured for the new input
power level. Thus, the maximum control range (about 15dB)
would be limited by the lowest VDS where an intersection
between the LS-IMDSS and gain loci exists (VDS = 3.00V,
VGS = −2.13V, Pout = 11.83dBm). The optimum control
path for the two-tone input signal is shown in Fig. 3. For the
IS-95 QPSK signal, the optimum control path resulted slightly
shifted to the left and down in the VGS-input power plane.
In Fig. 4, the control strategy is illustrated. The lines
represent the Pin-Pout characteristic for a fixed bias condition
(LS-IMDSS bias condition), while the dots remark how the
desired output and the IM3 components evolve at four points
in the optimum control path.
As can be easily appreciated, the desired component follows
a linear relation with the input signal (1dB/dB), even tough
the bias point is moving from one LS-IMDSS to another.
This solves one of the problems presented in some efficiency
improving techniques, like the envelope tracking [8], where the
single or dual bias adjustment required to control the power
consumption, produces a gain variation. At the same time, the
efficiency is kept near the highest values obtained for the fixed
bias condition, see Fig. 5.
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Fig. 4. Pin-Pout characteristic for the two-tone experiment. a) Desired output
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 0
 5
 10
 15
 20
 25
 30
 35
 40
 45
-10 -5  0  5  10  15  20  25  30
O
v
e
ra
ll 
E
ff
ic
ie
n
c
y
 (
%
)
Output Power (dBm)
VGS = -2.14V, VDS = 3.00V
VGS = -2.24V, VDS = 4.00V
VGS = -2.46V, VDS = 5.50V
VGS = -2.91V, VDS = 8.50V
Fig. 5. Overall efficiency at a fixed bias condition, lines, and following the
optimum control path, dots.
In table I, the experimental results are summarized for
different input/output power levels. The C/I and ACPR were
measured for the adjacent channel with the highest power
level in any case (worst case). For the two-tone test, it can be
remarked that the C/I value is kept over 31.16dB even at the
highest power level, while the efficiency stays over 30.34%.
For the IS-95 QPSK signal, the ACPR values were com-
puted as the ratio of the power over a 30KHz bandwidth
in the adjacent channel to the power in the desired channel
bandwidth. As it can be expected, the efficiency values are
reduced for this complex input signal. In any case, they stay
over a 14.31%, while the ACPR was always better than -
45.97dB. In Fig. 6, the output spectrum for the IS-95 QPSK
signal at three different output power levels is shown along
the proposed control path.
V. CONCLUSION
A complete characterization of the IMD small- and large-
signal sweet-spots has been presented for FET devices. The
device behavior in the two optimum linearity regions was
described, paying particular attention to the gain and DC cur-
rent consumption. For the small-signal operation, the second
TABLE I
EFFICIENCY IMPROVED POWER CONTROL APPLICATION
Two-Tone IS-95 QPSK
Pout C/I η Pout ACPR η
(dBm) (dB) (%) (dBm) (dB) (%)
11.33 42.00 30.34 11.33 -53.11 14.31
18.00 44.50 39.39 17.30 -48.77 18.11
20.17 47.00 41.84 20.09 -47.23 20.23
22.00 46.67 41.73 21.63 -47.04 20.09
23.33 38.83 42.38 23.36 -46.53 21.27
24.83 31.16 40.24 25.16 -45.97 21.77
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Fig. 6. Output Spectrum for the IS-95 QPSK signal at three different output
power levels (11.13dBm, 20.09dBm, 25.16dBm).
region presents good potentialities for its use in variable gain
and class A amplifiers, with improved linearity. In large-signal
regime, the sweet-spot bias control with both bias voltages has
been presented for the first time, and a strategy for improving
the linearity-efficiency tradeoff of a class B/C amplifier has
been suggested.
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